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Germanium-on-insulator GOI is desired for high performance metal-oxide-semiconductor
transistors and monolithically integrated optoelectronics. We demonstrate a promising approach to
achieve single-crystal defect-free GOI by using lateral over-growth through SiO2 window. The
dislocations due to the lattice mismatch are effectively terminated and reduced in SiO2 trench
by selective area heteroepitaxy combined with hydrogen annealing. Low defect density of
4106 cm−2 and low surface roughness of 0.7 nm root-mean-square on GOI are confirmed by
plan-view transmission electron microscopy and atomic force microscopy analysis. In addition, the
excellent metal-semiconductor-metal diode electrical characteristics fabricated on this GOI confirm
Ge crystal quality. The selectively grown GOI structure can provide the monolithic integration of
SiGe based devices on a Si very large scale integration VLSI platform. © 2010 American Institute
of Physics.
doi:10.1063/1.3478242
Germanium has been considered as a promising
material for high performance complementary metal-oxide-
semiconductor CMOS transistors and optoelectronic
applications as it offers much higher and symmetric
carrier mobility1–3 and smaller optical band gap ideal
for 1.3–1.5 m wavelength commonly used in
telecommunication.4 Germanium-on-insulator GOI can
specially provide high performance MOS field-effect transis-
tors by high-speed operation as well as low parasitic capaci-
tance and immunity for short channel effects. Low-leakage
junction current by thin-body GOI is also another benefit for
channel materials with smaller band gap.5,6 Even more re-
search efforts are directed toward the realization of on-chip
optical signaling using Ge-based devices. There has been a
surge in interest in SiGe based optoelectronics such as near
IR detectors,7–9 Ge-based integrated optical modulators,10,11
and so on. The marriage of microelectronics to high
performance photonics requires precise control and
process compatibility. It is hence crucial to be able to grow
high quality SiGe layers selectively on Si. For GOI struc-
tures, currently, many techniques such as oxidation-induced
Ge condensation,12 laser annealing,13,14 solid-phase
crystallization,15,16 metal-induced lateral crystallization,17
bonding,18 and lateral epitaxial growth19 have been intro-
duced. However, these techniques to obtain GOI structures
can be very complicated and have difficulty in achieving
high-quality Ge films. In addition, the monolithic integration
with Si based CMOS technology seems to be much more
difficult. In other material, such as GaN, lateral overgrowth
technique has been demonstrated to effectively reduce dislo-
cation densities on GaN films and was used to fabricate very
high performance light emitting diodes and laser diodes.20–22
In this paper, we demonstrate the lateral overgrowth of
germanium on a SiO2 layer with multistep lateral overgrowth
with hydrogen annealing MLHA technique. This MLHA
technique yields Ge layers with very low dislocation density
and surface roughness as confirmed by transmission electron
microscope TEM analysis, and atomic force microscope
AFM surface morphology studies. In addition, metal-
semiconductor-metal MSM diode electrical characteristics
are shown to confirm Ge crystal quality on SiO2.
A SiO2 layer was thermally grown on p-type 100 Si
substrate at 1100 °C that finally became the insulator layer
of the GOI structure. The SiO2 film was then patterned by
dry-etching followed by wet-etching. These etched vias be-
came the growth windows for selective Ge epitaxy. The start-
ing surface is very critical in epitaxy for single-crystal
growth; therefore, the samples were etched in 50:1
H2O:HF for 30 s and immediately loaded into an Applied
Materials Centura epitaxial reactor. A hydrogen bake at
1000 °C was carried out to ensure that no native oxide re-
mained on the Si surface between SiO2 walls. In order to
increase the resulting films quality, a very thin Si epilayer
was first grown for 90 s at 700 °C with dichlorosilane as the
reaction species.
Ge growth on Si is surface reaction limited below
450 °C and is mass transport limited above.23 Therefore, low
growth temperatures and pressures provide better selectivity
between Si and SiO2. The reaction temperature was found to
influence the growth rates of different crystal directions, as
reported elsewhere.24 At 400 °C, 100 normal direction was
dominant at 30 nm/min compared to 3 nm/min in 113 di-
rection. This resulted in facet formation with 113	 surfaces.
At elevated temperatures such as 600 °C, growth rates for
100 and 113 directions were 60 nm/min and 12 nm/min,
respectively. Therefore, a careful design of the growth con-aElectronic mail: yuhykr@stanford.edu.
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ditions and a trade off between nucleation/selectivity and
growth rate is required to achieve high quality GOI virtual
substrates. Figure 1 shows the schematic of the lateral over-
growth Ge process. As shown Fig. 1a, an initial low-
temperature growth is performed for higher Si–SiO2 selec-
tivity and reduced surface roughness. Once Ge layer
becomes pyramidlike shape in the SiO2 trench, 311 direc-
tion growth becomes dominant before coalescences in Fig.
1b. After the coalescence happens, 100 direction growth
starts at the valley where two Ge growth fronts meet at spe-
cific condition. As shown in Fig. 1c, due to a higher growth
rate of 100 direction compared to that of 311 direction,
the valley is quickly filled up and 100 growth is dominant.
The initial Ge layer was grown at 400 °C with a partial
pressure of 8 Pa. Temperature in the chamber was raised to
825 °C and the sample was annealed for 30 min in H2 am-
bient. This step is crucial to allow for surface reconstruction,
reduce dislocation density and surface roughness.23,25 An
scanning electron microscopy SEM image of the sample
after this step is shown in Fig. 2a. After the coalescence, an
additional growth step was performed at 600 °C for 15 min
followed by H2 annealing at 825 °C, where the valley was
filled up due to fast 100 direction growth. However, as
shown in Fig. 2d, 100 direction growth does not start at
the valley after the coalescence of Ge films at 400 °C addi-
tional growth step. Figure 2b shows the resulting lateral
over-lateral growth with the 400 °C and 600 °C growth
temperature combination. The overall Ge layer thickness can
be increased by longer growth at 600 °C as demonstrated in
Fig. 2c for a growth time of 35 min.
Large surface roughness and dislocation density are ob-
served on as-grown samples as a result of the 4.2% lattice
mismatch between Si and Ge. The surface roughness reduc-
tion by annealing in hydrogen ambient at 825 °C is attrib-
uted to hydrogen-mediated Ge diffusion and the reconstruc-
tion of the surface.23 Figure 3 shows 4010 m2 AFM scan
images for two lateral overgrowth Ge films grown without
hydrogen annealing and with MLHA. The surface of the
sample with no annealing was significantly smoothened with
MLHA. A very low rms surface roughness of 0.7 nm was
achieved in MLHA GOI samples down from 3.5 nm for
unannealed GOI films.
GOI film quality was investigated by TEM analysis.
TEM images in Fig. 4 show very high quality Ge layers
obtained on SiO2. Ge film grows selectively through a
500 nm wide window in the SiO2 layer. Defects were found
only in the first 60 nm thick region from the Ge and Si
interface. Previous efforts to obtain high quality epilayers on
FIG. 2. Cross-sectional SEM images of the film after a growth at 400 °C,
b growth at 400 °C followed by 15 min at 600 °C, c growth at 400 °C
followed by 35 min at 600 °C, and d growth at 400 °C for 1 h.
FIG. 1. Color online Illustration a of selective Ge growth at 400 °C on
Si through openings in the SiO2 film. b Illustration of the growth mecha-
nism at 400 °C before the films coalesce, c growth at 600 °C after
coalescence.
FIG. 3. Color online AFM scan images of 4010 m2 of the resulting
thick film after low-temperature 400 °C and high-temperature 600 °C
growth a with and b without intermediate H2 anneal steps.
FIG. 4. Color online a Cross sectional TEM XTEM image of grown Ge
film and the SiO2 mesa block. Defects and dislocations are in close vicinity
of the Ge–Si interface while the rest of the film has very low defect density.
b and c High resolution XTEM images of the Ge film on top of the
SiO2 mesa and the void, showing defect free GOI layers.
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Si required a 500 nm or thicker buffer layers to confine the
defects and dislocations.10,26 The hydrogen annealing tech-
nique reported in this work increases the surface mobility of
Ge atoms leading dislocations to glide to Ge /SiO2. In other
word, the SiO2 sidewalls provide sinks for the dislocations.
Once the Ge film thickness exceeds the height of the SiO2
trench, the lateral overgrowth of the film results in extremely
single-crystal GOI layer. Owing to MLHA, the lateral over-
grown Ge layer shows very low defect density, having a
threading dislocation density count of 
4106 cm−2 based
on the plan view TEM analysis. Figures 4b and 4c also
show no visible defect where the growth fronts join. This is
attributed to dislocation trapping within SiO2 trenches.
In order to confirm the high crystal quality of Ge layer
over-laterally grown on SiO2 electrically, we fabricated
simple MSM diode with interdigitated electrode width
5 m and spacing 5 m on the top of the over-lateral
grown Ge layer. A 200 nm thick low-temperature chemical-
vapor-deposited oxide layer was deposited at 400 °C for the
purpose of surface passivation and isolation. This oxide layer
was lithographically patterned and HF-etched, followed by
metal electrode e-beam evaporation and photoresist lift-off
process. Figure 5a illustrates a schematic diagram of the
final structure. 15 nm thick Ti was used for controlling work
function as well as achieving good adhesion, and then it was
topped with 35 nm thick Au. Figure 5b presents the
electrical current-voltage I-V characteristic of MSM
Ti–Ge–Ti diode. Therefore, high quality Ge layer intro-
duces low leakage current.27 Back-to-back Schottky diode
behavior and low leakage current of 1.1810−7 A at 1 V as
shown in Fig. 5 confirms the excellent Ge crystal quality of
over-lateral grown GOI substrate.
In conclusion, we have demonstrated very high quality
and defect free GOI with MLHA. The multistep 400 /600 °C
growth mechanism achieves single-crystal GOI The MLHA.
This MLHA technique yields Ge layers with very low dislo-
cation density and surface roughness. Such an approach
promises the integration of SiGe based devices on a Si very
large scale integration VLSI platform.
This work was performed at the Stanford Nanofabrica-
tion Facility SNF and was supported by MARCO Intercon-
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FIG. 5. Color online a Cross-section of MSM diode fabricated on over-
lateral grown Ge layer. b Current vs voltage characteristics of metal-
semiconductor Ti–Ge Schottky diode on over-lateral grown GOI, both
forward and reverse bias regions.
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